ABSTRACT. Networks comprised of randomly oriented overlapping nanowires offer the possibility of simple fabrication on a variety of substrates, in contrast with the precise placement required for devices with single or aligned nanowires. Metal nanowires typically have a coating of surfactant or oxide that prevents aggregation, but also prevents electrical connection.
comprise the network. We show through both simulation and experiment that electrical stimulation, microstructured electrode geometry, and feature scaling can all be used to manipulate the connectivity and thus, electrical conductivity of networks of silver nanowires with a non-conducting polymer coating. More generally, these results describe a strategy to integrate nanomaterials into controllable, adaptive macroscale materials.
Randomly oriented nanowire networks have the potential to combine novel electronic properties with extreme ease of fabrication. 1, 2 Currently, metallic nanowire networks are being investigated as next-generation transparent conductors, 3, 4 artificial skins, [5] [6] [7] and flexible optoelectronic devices. [8] [9] [10] However, to build reliable materials and devices, it is necessary to be able to tune the sheet resistance, and hence the connectivity between the wires that comprise these networks. Since most wires are coated with an oxide or some form of surface functionalization, individual junctions between nanowires must be activated, by developing a conducting path between the metallic cores, to allow electrical connectivity between wires. 2 In most instances, these networks are treated post-fabrication to reduce junction resistance as much as possible using heat treatment, 3, 9 mechanical pressure, 11 graphene oxide soldering, 10 and plasmonic welding. 12 However, these approaches are not suitable for the vast majority of nanowires due to the presence of a resistive or oxide coating, and even then it is not certain that the lowest possible junction resistances are achieved. Moreover, by attempting to homogenize the junction properties, these approaches erase the emergent electronic behavior that arises from a network of junctions. 13, 14 While the presence of resistive coatings may make maximum conductivity more challenging to achieve, the prospect of controlling connectivity opens up entirely new device possibilities. In networks where the nanowires themselves have a resistive coating, electrical stressing and the measurement history of the device determine its present properties. However, for large scale nanowire networks, prohibitively high voltages can be required to activate this memristive behavior, 2, 15 so that the reduction of the activation voltage is an important challenge in realizing large area materials and devices.
Here we show, using both simulation and experiment, that electrode geometry and placement can be manipulated to reduce activation voltage and sheet resistance in a network comprised of silver nanowires with a non-conducting polymer coating. Electrical stressing above a certain activation voltage makes the network conducting by breaking down the polymer in a sufficient number of inter-nanowire junctions to create a current path through the network, and additional electrical stressing causes the network to evolve by adding more current paths, as shown by hysteresis loops in current-voltage measurements. 2 The same nanowire network can demonstrate different electrical behavior at varied network sizes, 2, 16, 17 without tuning the nanowire density in contrast to percolating composites. 18, 19 However, at large electrode separations, large voltages can be required to activate the nanowire network, and the sheet resistances after activation can be high. We show that adding serrations or sharp points to the electrodes lowers the voltage for device activation as well as the overall sheet resistance of the network in current-voltage measurements, due potentially to the creation of localized zones of electric field enhancement compared to flat electrodes and an effective increase in electrode length in contact with the nanowires. Furthermore, we visualize these changes in the network, both experimentally using passive voltage contrast electron microscopy techniques, 20 and in simulations of nanowires as line segments connected in a two-dimensional plane by junctions that can either be capacitive before activation or resistive after activation. 9, 19, [21] [22] [23] [24] We compare devices of different electrode geometry: two flat electrodes, one serrated and one flat electrode, two serrated electrodes, and one pointed and one flat electrode. By extending our previously developed model of connectivity in these networks, 2 we can predict the effects of microstructuring electrodes on the activation voltage and sheet resistance of networks, confirmed here through experimental data. We also discover the importance of electrode length for nanowire networks, and elucidate the role of the overall distributions of junction properties in determining network behavior.
Results and Discussion
Experiment. Silver nanowire network devices were fabricated by spray deposition 25 and evaporation of metal electrodes (see Methods). A transmission electron micrograph of the surface of one silver nanowire is shown in Figure 1 (a). The nanowires had mean diameters of 85 ± 10 nm and lengths of 7.5 ± 2 m, as seen in Figure 1 Current-voltage (I-V) measurements were performed by increasing the current compliance to 5 mA after activation, and the voltage is swept from 0 to +Vmax to 0 to -Vmax. Initially Vmax is set to
Von. Then the maximum voltage is gradually increased, to activate additional current paths, evolving the network. Sample activation and evolution I-V curves for a device, as well as an electron micrograph of the nanowire network for the case of point and bar electrodes separated by 50 m, are shown in Figure 3 . Sheet resistance is measured immediately after device activation when current is stable, and these measurements are performed over a sufficiently low voltage range so that additional evolution does not occur and the resistance is stable. Based on four-probe measurements, for a 50 m by 50 m nanowire network we would expect ~65% of the resistance to come from the contact between the electrodes and the nanowire network, with the remaining resistance coming from the nanowires and interwire junctions. All four geometries were then compared by examining the Von and sheet resistance at Von of each device.
To quantitatively compare electrical behavior of different electrode geometries, we compare averaged results from 6 flat electrode devices and 4 doubly serrated electrode devices from the same Ag nanowire network. We find that for the flat electrode devices, Von = 1.97 V and R (Von) = 4800 Ω and, and for doubly serrated electrode devices, Von = 1.18 V and R (Von) = 3600 Ω. The average experimental error in R is ~30% and in Von is ~20% due to random variation in the network properties. Thus serrations reduce R to 0.74 times its value for the square electrode case, and reduce Von to 0.60 times its value for the square electrode case. The results for ~30 total devices from multiple chips are tabulated in Table 1 . Each number is the ratio between the performance values of devices with more complex electrode geometries (one electrode serrated, both electrodes serrated, or one electrode pointed) and the performance values of a flat square electrode shape. The tabulated data show that, on average, serrations strongly reduce Von and sheet resistance. Passive voltage contrast imaging in a scanning electron microscope shows that the serrations or points on the electrode are preferentially activated as in Figure 4 , where part (a)
shows topography, and part (b) shows passive voltage contrast imaging of connected nanowires.
Note in (b) the darker, less visible regions of the network form a conducting path between the electrodes, whereas the brighter wires are disconnected from this path but can become connected after additional electrical stressing. 2 The data from the point and bar geometry show the largest scatter, which we suggest is due to the increased importance of a single area of the nanowire network (i.e. at the point), compared to serrations which have several possible nucleation sites for conductivity pathways. The large numbers of devices measured on two different chips indicate that these results are very reproducible. We performed the same set of measurements for 200 m square networks, and found similar reductions in Von but a smaller reduction in sheet resistance (see Supporting Information for expanded data tables). We attribute this behavior to the fraction of wires in the device that contribute to the formation of the conducting path. For the smaller 50 m gaps, the fraction of wires that are in the conducting path is larger, and the areas of enhanced electric field constitute a larger percentage of the total device area. We also examined rectangular electrodes with the same inter-electrode spacing but twice the electrode length, to see if the additional electrode length by itself, without structuring to induce field enhancement, would reduce sheet resistance. We observed reductions of 10-50% for the flat rectangular electrodes compared to the flat square case strongly suggesting that the increased electrode length is likely the main factor in reducing the sheet resistance.
Simulation. Whilst we can propose qualitative explanations for the geometric scaling effects on the electrical behavior, we also performed simulations of static electric properties to corroborate these results and obtain physical insights about the nanowire network properties and their dependence on junction properties. In our model of network activation, the nanowires are represented by one-dimensional rods lying on a two-dimensional plane. 21 Their length lw, center point position (xc,yc) and angle θ are randomly generated in order to create randomly-oriented capacitances and break voltages-taken from random distributions generated from experimental measurements on individual junctions. The electrical properties of the nanowire networks can then be described using Ohm's law and Kirchoff's circuit laws, similar to the approach developed by Cserti. 26 These laws can be summarized in the following equation:
where Uj is the electrostatic potential at wire j, Rjl is the resistance at the junction between wires j and l, Ij is the current going in or coming out of wire j and the sum is on l, where l is the first nearest neighbor (FNN) of j. This equation can be written in matrix notation as
where U contains the potential at each wire and I represents the current that goes in and out of 
After solving equation (2) for U, one can obtain the system conductance from
where L and R represent the left and right leads respectively.
Before calculating the capacitance, one must determine which junctions are activated by solving a matrix equation based on the definition of the capacitance, C = Q/V,
where M C has the same form as M R exchanging −1 for . Q represents the charge that builds up on the system due to the applied voltage V. If one solves this equation for U, the vi across any junction can be determined for any voltage applied to the network. Therefore, only the activated junctions will be considered when determining M R .
In the present model, we add charge accumulation at the sharp edges of the contacts, as a proxy for the electric field enhancement due to the electrode geometry. The aim is to understand how the enhancement in the network connectivity due to this effect compares to the enhancement that originates from the increase of the electrodes effective length. The distributions of junction resistance, junction capacitance, junction activation voltage, and nanowire length were generated from experimental measurements on single nanowire-nanowire junctions, as well as the experimentally measured nanowire density and network size. show that by increasing the network wire density for flat electrodes, the activation voltage and sheet resistance can be continuously reduced, going beyond densities that were implemented experimentally in this work, as shown in Figure 6 (b). We examined other electrode geometries at various network densities and found that an increase in network wire density enhances the effect of increasing the effective electrode length, enabling easier network activation. It is worth noting, however, that increasing the network wire density reduces the system transparency which is an important issue for transparent conductor applications. Furthermore, in simulated devices whose electrode width is twice as large as the inter-electrode separation, Von is lowered by 13% compared with the square network case, confirming our experimental measurement that increasing electrode length without electric field enhancement modifies device behavior. Table 1 summarizes the experimental and simulated resistance and Von values for the four combinations of electrode geometries. Comparing these results, one sees that our simulation model underestimates the reduction in Von generated by microstructuring the electrodes.
Nevertheless, the simulations consistently predict an improvement of the network connectivity from designing electrodes with sharp features. One possible explanation for the discrepancy between the magnitudes of the changes in Von and sheet resistance shown experimentally and predicted by simulation is aging of the junctions themselves. Following the initial polymer breakdown in a single junction which marks activation of that junction, the resistivity can continue to change as the whole network is electrically stressed. The strength of the junction connection may deepen, and this behavior is not accounted for in our simulations because it is not physically well understood. Also, our simulations used constrained nanowire networks in which wires outside the device area are not considered, while in experiments we know from passive voltage contrast imaging that some connectivity paths may evolve around the edges of the device area, and these additional paths may increase the impact of electrode microstructuring.
However, in general, simulations and experiments both demonstrate that electrode geometry can be used as a handle to tune nanowire network behavior, in addition to the more obvious methods of changing the density of nanowires and the distribution of wire properties.
Conclusion
In both experiments and simulations, we find that the increased effective length associated with microstructured electrodes results in modifications of the electrical device behavior within the same nanowire network. Reductions of 10-40% are observed in the activation voltage and sheet resistance, with the strongest reductions both predicted and measured for devices with two serrated electrodes. Simulated networks of nanowires show that the distribution of nanowire properties is critical to the final network behavior, and that electrode length is a much larger factor than electric field enhancement in changing network behavior. By using electrical stressing, microstructure of electrodes, and feature scaling, we can tune the connectivity and conductivity of these nanowire networks to sidestep previous limitations of high activation voltage and high sheet resistance. Electrode microstructure is a facile route to controlled activation and memristive behavior in nanowire network devices. For any given nanowire network, the electrical properties can be tuned by choosing electrode separation and geometry, thus allowing the electrical behavior of the nanowire network to be optimized for the desired application. The programmable properties that emerge from individual junction behavior can then be controlled and used for applications such as neuromorphic electronics, artificial skin, and transparent conductors. Our combined experimental and theoretical results demonstrate the emergent physics of how nanoscale materials such as silver nanowire networks can be electrically connected and controlled to develop adaptive macroscopic nanostructured materials.
Additional refinement of the model by incorporating electric field effects within the network and nuanced evolution of junctions will assist in future combined experimental and computational work.
METHODS.
Devices were fabricated on silicon wafers coated with 300 nm of thermal silicon oxide. Silver nanowires obtained from Seashell Technologies were spray-deposited onto the substrates, using
an Infinity Spray Gun mounted in a Janome JR 2300N Desktop Robot for evenly dispersed and randomly oriented sprayed networks. Electron beam evaporation was then used to deposit 5 nm of titanium as an adhesion layer, followed by 60 nm of gold, through a shadow mask to define electrical contacts. The top-contacted electrodes ensure good electrical connection to the nanowires, which were sprayed to a density of 0.3 nanowires/m 2 or 85% transmittance.
Nanowire size distributions were measured by examining scanning electron micrographs by hand in ImageJ. Electrical measurements were performed by contacting the two lateral electrodes with probes connected to a computer-controlled voltage source (Keithley 2400) to record current-voltage (I-V) characteristics for each device. Transmission electron microscopy was performed on an FEI Titan, and scanning electron microscopy was performed on a Zeiss Ultra.
Simulations were written in Python.
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